The modernization of Global Positioning Systems (GPS) and the availability of more complex signals and modulation schemes boost the development of civil and military applications while the accuracy and coverage of receivers continually improve. Recently, software defined receiver solutions gained attention for flexible multimode operations. For them, developers address algorithmic and hardware accelerators or their hybrids for fast prototyping and testing high performance receivers for various conditions. This paper presents a new fast prototyping concept exploiting digital signal processor (DSP) peripherals and the benefits of the host environment using the National Instruments (NI) LabVIEW platform. With a reasonable distribution of tasks between the host hardware and reconfigurable peripherals, a higher performance is achieved. As a case study, in this paper the Texas Instruments (TI) TMS320C6713 DSP is used along with a Real Time Data Exchange (RTDX) communication link to compare with similar Simulink-based solutions. The proposed testbed GPS signal is created using the NI PXI signal generator and the NI GPS Simulation Toolkit.
Introduction
The US GPS is one of the existing Global Navigation Satellite Systems (GNSS) that provides the end user with improved position, velocity and time solutions. GPS/GNSS receivers continually evolve by progressively modernizing conventional algorithms and implementation platforms for faster operation and development. In our previous work (Akopian et al., 2011) it was mentioned that major challenges of advanced receiver development, especially in academia, are system development complexity, long development cycles, RF front-end and hardware accelerator interfaces for real-time processing, and access to end-to-end development and testing platforms.
While GNSS systems perform very well in strong signal conditions, their operation in many urban and indoor applications is difficult or impossible due to weak signals and strong distortions. The modernization of existing and new signals and modulation schemes adds to system complexity; challenging the research community to explore new algorithms and methods.
The urban and indoor applications of the GPS/GNSS receiver operation are based on the technology called Assisted GPS/GNSS (A-GPS/A-GNSS) (Misra, Enge, 2001) , (Agarwal et al., 2002) , (Wireless E911 location accuracy requirements, 2012), (Zhao, 2002) . In this approach, wireless channels are used to deliver aiding data to receivers, which they would normally need to receive and demodulate from weak GPS satellite signals. Assisted technology improves sensitivity and operational coverage of receivers. A-GPS and its hybrids are considered the best global positioning technologies for wireless devices; as a result A-GPS is standardized for all wireless networks (Wireless E911 location accuracy requirements, 2012), (Zhao, 2002) . With higher-level receiver requirements, one should address more and more complicated phenomena and typically, state-of-the-art receivers should be flexible to
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perform multimode tasks for operating in various conditions. The developers need reference receivers, associated software development kits (SDK), development platforms, simulators, and testbeds to accelerate and facilitate their research. Even in assisted mode, GPS receivers need massive correlators to enhance received signals by combining multiple received signal copies and accelerating computations. A popular solution for flexible multimode operations is an SDR receiver (Akos, 2003) , where real-time correlators, tracking loops, and navigation calculation are all implemented in software or using general purpose accelerators such as FPGA and DSP peripherals. Massive correlators are implemented using fast algorithmic solutions or deployed on accelerators. Fig. 1 illustrates relative costs and various hardware-software configurations (Fastrax, 2012) for GPS receivers and the increased role of central processing units (CPU) in SDR solutions. Software GNSS receivers require fewer hardware components, offer significant flexibility compared to conventional receivers with correlators implemented on dedicated application-specific integrated circuit (ASIC) technology, and are convenient for faster prototyping and academic research.
The paper elaborates several benefits of using NI LabVIEW (LabVIEW, 2012) as a host platform for fast receiver development, prototyping, simulation, testing, and implementation of A-GPS (Zhao, 2002) support. This paper systematizes and extends an initial feasibility study of LabVIEW-based receiver development (Akopian et al., 2011) where it was shown that a LabVIEW-based receiver is an attractive alternative from a performance point of view and facilitates interfacing with RF front-ends. In this paper, we also demonstrate options on how a LabVIEW-based receiver can connect to DSP accelerators. A dedicated NI LabVIEW-based A-GPS support is also developed to generate assistance data for available satellites (Akopian et al., 2011) .
For DSP accelerator implementation, the Code Composer Studio (CCS 3.1) C6713 Device Functional Simulator from TI is used. The peripheral connects to the NI LabVIEW environment through the RTDX (Code Composer Studio, 2012) interface. Comparison of the algorithm performance is done between LabVIEW receiver and complete Simulink receiver implementation as described in (Hamza et al., 2009 ).
The paper is organized as follows. Section 2 summarizes the GPS system architecture including hardware/software components. Section 3 describes the NI LabVIEW-based testbed including NI GPS Simulator Toolkit and A-GPS support. Section 4 overviews the advanced algorithms implemented in our case study. Section 5 presents DSP target compilation support in the LabVIEW environment. Section 6 gives the detailed implementation description of the GPS receiver with the A-GPS support. Section 7 provides conclusions.
2.
Software Defined Radio Concept For GPS Receiver Development Fig. 2 shows a generic GPS/GNSS receiver architecture design where all of the signal-processing tasks can be implemented on software, eliminating hardware accelerators. The software receiver design offers high flexibility for implementing various algorithms without constraints imposed by fixed hardware architectures and is convenient for multimode operations in challenging environments.
Examples of SDR are the gpsSrx receiver (Akos et al., 2001) and NavX-NSR (Heinrichs et al., 2007) , and for the open source PC-based GNSS SDR systems there are examples described in (Borre et al., 2006) , (GPS-SDR, 2012) . Proprietary or open source toolkits are also developed by incorporating new components in existing GNSS receiver solutions. Examples of toolkits range from Matlab-based (Matlab, 2012) receiver solutions to C/C++ based open source (Borre et al., 2006) and commercial systems (Fastrax, 2012) , (Akos et al., 2001) , (Heinrichs et al., 2007) .
High performance conventional GPS/GNSS receivers rely on ASIC technology to implement massive correlators, as the performance of SDR solutions is still limited. This provides for high performance but limited reconfigurability compared to SDR receivers. Complementing SDR receivers with programmable hardware such as DSPs and FPGAs provides for a tradeoff between acceleration and reconfiguration. ASIC hardware implementation requires long development cycles and additional hardware-software interfacing efforts, while FPGA and DSP development cycles are shorter due to convenient development tools and standard interfacing means. This paper focuses on GPS receivers with DSP peripherals specifically optimized for the efficient execution of common signal processing tasks. DSPs are microcontrollers designed specifically for signal processing applications. Unlike ASICs, DSPs are not as efficient in terms of speed and power consumption. However, they are characterized by their flexibility and ease of programming. Examples of the highly sensitive GNSS receivers using DSPs are receivers in (Girau et al., 2007) , (Cetin et al., 2007) . DSP-based solutions might be slower but still allow for high throughput correlator implementations with a shorter development cycle, using e.g., Fast Fourier Transform (FFT) algorithms. The initial system architecture for the real-time GPS receiver LabVIEW-based testbed first has been presented in (Soghoyan et al., 2011) . Fig. 3 illustrates an enhanced version of the system, which provides A-GPS assistance delivery support, channel modelling extension for the NI GPS simulator, and FPGA/DSP accelerators. Details about FPGA integration will be described in another paper. The transmitter's RF front-end consists of an antenna and NI PXIe-5673 RF vector signal generator (VSG), which can be configured to generate various GNSS signals. The GPS signal is generated using a LabVIEW-based NI GPS Simulation Toolkit (LabVIEW, 2012 
NI LabVIEW-Based Testbed for GPS SDR Development

Front-End GPS signal simulator and transmitter
The NI GPS Simulation Toolkit (LabVIEW, 2012) along with NI 5673 VSG is enabling the generation of one to twelve satellite signals with a waveform duration of up to 12.5 minutes (25 frames) which is the duration of an entire navigation message.
The main features of the GPS Simulation Toolkit are the following: -Generation 24 hours of up to 12 satellite C/A codes.
-Power adjustment levels of each satellite based on the testing specifications (-145dBm to +10dBm). Additional selected simulator features are listed in Table  3 . The first example application has a common interface with the rest of the examples. The simulator determines visible GPS satellites based on the almanac and ephemeris files, GPS time, and receiver location specified. The simulator provides for satellite power control and WAAS availability concurrently with GPS signal. The toolkit simulates only those user-specified WAAS satellites that are present in the WAAS GEO file that can be downloaded from (WAAS Test Team, 2012) .
The simulator generates baseband GPS L1 band signals with a sampling rate of 1.5MS/sec ("IQ interleaved integer 16" data type). The almanac and ephemeris files necessary for the signal generation contain satellite orbit parameters and related information, which are used to estimate satellite locations, trajectories, and health for a specific date and time (Misra, Enge, 2001) , (Kaplan, 1996) . The almanac and ephemeris file types, content and location are described in ( 
GPS Receiver Signal Processing
The conventional L1 civilian GPS signal is a direct sequence spread spectrum (DSSS) signal consisting of a multiplication of a sinusoidal carrier at 1.57542 GHz, a binary phase shift keying (BPSK) navigation signal at 50Hz, and BPSK modulated spreading pseudorandom code signal (PRN) at 1.023 Mchips/sec. The spreading sequence is called the C/A (coarse acquisition) code. The generated signal is transmitted through a channel described in (Misra, Enge, 2001 ).
The ultimate goal of a GPS receiver is to provide position, velocity, and time information. For that, receivers measure range, range-rate, and demodulate navigation data. Range and range-rate measurements are extracted by synchronizing locally generated replicas of the code with the received signal. This synchronization is performed in frequency by estimating Doppler modulation, and in time, by aligning the signal and replica and estimating their relative shift called codephase. The synchronization typically is performed in two phases: acquisition (coarse) and tracking (fine). These two modules constitute a baseband processing stage. After the synchronization, navigation data are simply obtained through sinusoidal carrier and PRN code wipeoff. Navigation data contain time stamps, which, along with code phases, are used to estimate ranges to satellites. Navigation data also contain orbital parameters, ephemeris and almanac, which are used to find satellite positions provided time. These parameters can alternatively be received using assistance from wireless networks as described later in the paper. Satellite positions serve as beacon locations for trilateration using ranges. The baseband configuration for a software receiver (Fig. 4) follows the processing chain of conventional receivers (Fig. 2) .
Receiver operation is implemented using the modified version of the application from the LabVIEW build-in examples' package called "RFSA Acquire Continuous IQ.vi." Here the incoming signal is of integer 16 IQ interleaved format, which then is converted into integer 8 datatype for faster receiver processing. The settings chosen for the signal acquisition are the following; the IQ sampling rate is 4.092MS/s, the reference power level is adjustable, the GPS carrier signal frequency is 1.57542GHz, and the number of samples to read per each block of the received signal is 81840. Reference power level adjustment was done according to (GPS Receiver Testing, 2010) , (GPS Multiplie Satellite, 2012).
Acquisition
The first stage of baseband signal processing is the acquisition of a satellite. A receiver replicates a code and a residual carrier signals matching those to the received signal in a two-dimensional search process. Conventional receivers achieve acquisition by searching over a predicted time-frequency uncertainty zone.
Multiple possible signal replicas are generated and correlated with received signal to find a match and thus to identify input signal parameters. A statistical test is applied to the correlation results to determine if a signal acquisition has been reached or not. If it has been, the acquisition is terminated and the receiver starts the tracking stage for that satellite; if not, the search continues and moves to the next code-phase/frequency option.
Tracking
In the tracking stage, the residual code and carrier shifts are estimated using correlators, discriminators and a feedback loop to reduce signal misalignment adaptively. 
Advanced correlators
Both acquisition and tracking algorithms use correlators to synchronize the incoming signal with the local replica. Typically, there is an element-wise multiplication of the received samples with the samples of each replica and eventually the products are integrated for the result. Socalled block correlators are implemented to reduce the computational loads performing shared computations.
Examples of state-of-the-art block correlators are (Akopian, 2005) for acquisition (Fig. 5) , and (Sagiraju et al., 2008) for tracking (Fig. 6 ). The block correlators for acquisition efficiently perform a parallel joint search in three dimensions: code phase, Doppler frequency, and satellite number using e.g. FFT.
In (Sagiraju et al., 2008) , many frequency search steps are implemented through iterations in the frequency domain; a long FFT is computed once, while shorter inverse FFTs are computed for each Doppler frequency and satellite.
The tracking block-correlator concept (Sagiraju et al., 2008) implements several correlators jointly in the time domain. Early-Late-Prompt replica sequences are transformed to a set of addresses pointing to a set of registers that accumulate partial correlations. Each incoming sample is added to a register as referred by the address array. Then these partial sums are combined as shown in Fig. 6 . The acceleration is achieved by only one addition per sample for all three correlators plus a controlled overhead due to partial correlation integration. Overhead is not significant for three correlators. The tracking loop iterations are modified to make use of the block correlator concept. The DLL discriminator outputs estimate the misalignment of the incoming signal with the prompt code. As replicas are fixed, the code phase adjustments are performed by aligning the received code front edge with the front edge of the prompt replica code. Considering received signal as an array of data, one should shift a pointer to the start of the C/A code back and forth (Winternitz et al., 2004) . These block correlators use only additions, which result in essential computational savings. Fig. 6 shows the combined carrier and code tracking loop.
In our case study, coherent integrations of 8ms of signal are used for advanced acquisition implementation. This allows determining the availability of the visible satellites with their code-phases and frequencies. The PRN code replicas for 24 satellite codes are stored in a 2D array for faster access. The correlation result will provide a 2D search over all Doppler frequencies and code phases and whenever there is a match between incoming signal and the local replica there will be a peak like the one shown in Fig. 7(a) . The examples of signal strengths (dBHz) for detected satellites are shown in Fig.7(b) . Therefore, once the outputs of the acquisition stage are available we can proceed to the tracking algorithm.
The tracking algorithm implemented in the paper works for the sampling rate of 4.092 MHz. For the advanced tracking, these samples are integrated further to reduce the sampling rate to 2.046MHz. To avoid real time generation of the carrier wave a fixed sinusoid array is created to generate various Doppler modulation compensating sinusoids through the saved sinusoid decimations and cyclic array reading. The generated sinusoids are multiplied to the input signal to wipe-off the carrier. The resulting samples are accumulated into eight partial correlations (subsums). Fig. 7(c) illustrates the navigation message decoded in the tracking stage. The navigation databits and measurements are passed to position a computation module. In this implementation a conventional least squares positioning algorithm is used (Agarwal et al., 2002) .
DSP as a Hardware Accelerator
As a user-friendly graphical programming language LabVIEW makes it easier to build DSP systems with fast application prototyping and deployment. It also allows creating reusable subvis; code blocks with input(s) and output(s). The NI LabVIEW environment connected with a LabVIEW DSP Module provides a hands on experimental learning environment for novice users, and self documenting, easily maintainable environment for professionals.
TI TMS320C6713 DSP starter kit (C6713 DSK) (TI TMS320C6713 DSP, 2012) is used as a case study. It has 512K Flash and 16MB SDRAM memories, which will be sufficient for the advanced acquisition algorithm • C6713 operates at 225 MHz.
• 16 MB synchronous DRAM.
• 512 KB non-volatile Flash memory (256 KB usable in the default configuration).
• Software board configuration through registers implemented in a Complex Programmable Logic Device (CPLD).
• Standard expansion connectors for daughter card usage.
• Joint Test Action Group (JTAG) emulation through an onboard JTAG emulator with USB host interface or external emulator.
The functional block diagram with given features is shown in Fig. 8 . Real-time bidirectional data exchange between host and target DSPs is maintained through a JTAG interface using the RTDX channel communication (Chassaing, Reay, 2008) . Two different approaches to operate NI supported DSP boards in a LabVIEW platform are described in detail below. The target requirement platform is selected to be NI LabVIEW 2010 version. The DSP hardware/software installation is done according to (TI TMS320C6713 DSP, 2012).
LabVIEW DSP module
The first option is to use a LabVIEW DSP Module to create a DSP project (shown in Fig. 9 ) in a LabVIEW environment according to (NI LabVIEW DSP, 2012) . Here the idea is to "automatically" map a LabVIEW design into a DSP code. The LabVIEW DSP Module identifies the available hardware I/O points from the supported hardware and it can easily switch between existing DSP targets if needed. The DSP module also allows deploying and running the application in a standalone mode. The NI LabVIEW DSP Module has a limitation to work only with three types of targets; NI SPEEDY-33, TI C6711 and C6713 DSKs. There are also other constraints. For example, by default, the NI LabVIEW DSP Module uses Flash memory of the target.
Due to the memory constraint, only smaller tasks can be delegated to the DSP. In addition to that, target performance and memory profiling are disabled on the specified DSP peripherals. We succeeded at developing a single satellite acquisition with 1ms coherent integration length of an input signal sampled at 1.024MHz sampling rate.
Figure 9: View of a Project Explorer in NI LabVIEW environment
A portion of the acquisition code implementing the FFT on the DSP module is depicted in Fig. 10 to demonstrate the concept. "EMB Real FFT" DSP Module function is used for the application development according to the advanced acquisition algorithm described in Section 4. The inverse FFT is also done using the same "EMB Real FFT" function.
The second approach described below is able to utilize additional external memory resources and is applicable to a broader set of DSP targets. CCS IDE allows advanced debugging options, memory map, and a graphical view of the data in the project. In this paper the acquisition algorithm is heavily based on FFT (see Fig. 5 ) and a TI's C Callable Optimized FFT Function (Chassaing, Reay, 2008 ) is used.
LabVIEW DSP test integration toolkit
For illustration purposes a fragment of the TI's C Callable Optimized FFT Function used in the CCS project is given below:
1. File→Load→Program→Select the ".out" under debug folder. 2. Debug→Reset CPU 3. Debug→Restart 4. Debug→Go Main 5. Debug→Run -c -heap10000 -m".\Debug\t2h.map" -o".\Debug\t2h.out" -stack10000 -w -xi"C:\CCStudio_v3.1\C6000\\dsk6713\include" -i"C:\CCStudio_v3.1\C6000\cgtools\include" -i"C:\CCStudio_v3.1\C6000\csl\include" -i"C:\CCStudio_v3.1\c6700\dsplib\support\fft" -i"C:\CCStudio_v3.1\c6700\dsplib\include" -l"rts6700.lib" -l"rtdx.lib" -l"C:\CCStudio_v3.1\C6000\dsk6713\lib\dsk6713bs l.lib" -l"C:\CCStudio_v3.1\C6000\csl\lib\csl6713.lib"
Arpine Soghoyan, David Akopian: A LabVIEW-Based GPS Receiver Development and Testing Platform with DSP Peripherals: Case study with C6713 DSK 137
TI's radix -2 optimized FFT function (cfftr2_dit), the function for generating the index for bit reversal (digitrev_index), and the function for the bit-reversal procedure (bitrev) are used.
For the external memory usage of the target a linker file is created (Fig. 11) . The linker file provides general memory structure defined in the MEMORY section with designated origin and length. The directive SECTIONS allocate the application code sections into predefined memory locations. More information about the linker file structure is found in (Chassaing, Reay, 2008) . The 24 shifted replica codes used by FFT-based acquisition in this paper are stored in the header file and added to the CCS project. The full acquisition algorithm is implemented completely on the C6713 target and called into the LabVIEW using RTDX communication.
The input and output RTDX channels are enabled in CCS using "rtdx.lib" library functionalities: Once the results are verified in the CCS environment the NI LabVIEW RTDX support application can be created. The block diagram in Fig. 12 shows how to automate the process of compiling DSP target code and embedding the code on a development board in LabVIEW as explained earlier.
The input signal is transferred to the DSP target using "CCS RTDX Write Array I16.vi." The streaming from the target to the host is done using "CCS RTDX Read SGL.vi." To be able to run the RTDX streaming for more than 1024 bytes the RTDX buffer size should be modified as follows (Code Composer Studio, 2012) . 1. In CCS, Tools-RTDX-Configuration Control is selected to display the RTDX-Configuration Control window. 2. The enable RTDX checkbox is not selected to ensure that RTDX is disabled. 3. The configure button is used to access the RTDX Configuration Control Properties page. 4. In the Buffer Size (in bytes) field, the desired buffer size is specified. 5. In the Number of Buffers field, the desired number of buffers is entered. By default, the number of buffers is set to 4, which is the minimum. With a multiprocessor configuration, the total number of buffers must be equivalent to or greater than the total number of processors being used with RTDX. RTDX requires a unique buffer for each processor. 6. For configurations to take effect, click OK. 7. In the RTDX-Configuration Control window, click the Enable RTDX checkbox to enable RTDX. 8. Build the project.
Another approach is to use TI CCS embedded in NI LabVIEW, which provides full control over the target capabilities. Here a dll is created given the newer versions of CCS (starting from CCS v4.1), which then can be called in NI LabVIEW using the "Call Library Function Node" functionality that in turn eliminates the use of RTDX communication link. Table 4 summarizes these techniques and ranks their implementation complexity. Table 5 shows the timing performance on different platforms for the advanced acquistion algorithm implemented for 24 satellites with the sampling rate of 2.048 MHz. The coherent integration length is 1ms. The code is not fully optimized and mainly depends on the programming platform capabilities (e.g., multithreading, multicore operation, CPU speed). Fig. 13 provides a sample of profiling results on how timing statistics are collected in Table 5 . Several implementation options are considered for the analysis. First, an acquisition algorithm is implemented in C/C++. The code is not optimized, and accelerations are only due to a fast block processing algorithm. The algorithm completes in 0.25 seconds. Then the algorithm is implemented as a dll in MS Visual Studio C++ and called in NI LabVIEW using "Call Library Function Node" functionality. This is done for comparison purposes to check the overhead that LabVIEW environment may introduce over C/C++ only implementation. The algorithm runs in 0.28 seconds. The timing performance is critical for software receiver development, and one can see that LabVIEW is not adding significant overhead over the C code implementation, about 10% in this particular scenario. 
LabVIEW GPS/GNSS Receiver Testing with A-GPS Support
An assisted GPS concept facilitates a GPS receiver operation in a weak signal environment. It is standardized for all wireless networks (Zhao, 2002 information, 2012) . These data are used to generate GPS signals. In our implementation, the simulator is colocated with the A-GPS SUPL server (SLP). The abovementioned binary navigation data is also provided to an A-GPS SUPL server (SLP), which encapsulates it into textual assistance files and communicates them to receivers following SUPL-defined procedure through the wireless link. Client/Server communication through the wireless data link is implemented in Java as described in (Narisetty et al., 2012) . Along with the orbital parameters (ephemeris and almanac) the assistance also includes 'reference position' and 'reference time' information. The generation of this data is quite straightforward as the simulator internally possesses the accurate time and location of the user. So one can generate these references by user-defined offsets. The reference location can be alternatively retrieved using a Cell-ID location provided by application programming interfaces (API) of mobile operational systems. Another alternative is to retrieve the reference location using wireless network addresses such as WLAN MAC-IDs and IP addresses and existing databases of network address locations. Details on these alternatives are presented in (Narisetty et al., 2012) .
The SUPL textual files are created in Abstract Syntax Notation (ASN.1) as described in (UniGone, 2012). There are five messages going back and forth between the SET and the SLP in the SUPL architecture as shown in Fig. 15 . Whenever an application running on the SET requests for position, the SUPL agent on the SET sets up a secure IP connection with the SLP and initially sends the start message to the SLP (SUPLSTART), which contains the user position technology, preference method and position protocol. The SLP replies with the SUPLRESPONSE in ASN.1 format including the session-ID and the positioning method to the SET as a response message. The SET then initializes the position session by requesting for the assistance data sending a SUPLPOSINIT message to the SLP consisting of supported positioning methods and associated
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positioning protocol. The assistance data (SUPLPOS message) is delivered to the SET by the SLP wrapped in the form of a RRLP payload. As long as the SET receives the orbital assistance message (SUPLPOS), it can proceed with the calculation of the coarse position based on the estimated assistance data from the SLP. Once the SUPLPOS message is received the SLP informs the SET to end the IP connection by sending a SUPLEND message for releasing resources related to the location session (Open Mobile Aliance, 2007), (Chayapathy et al., 2009 ). Without A-GPS support there is a need to collect data for at least three first subframes out of five (6 seconds each), which is sufficient for decoding a navigation data fragment for position calculation. However, with the A-GPS support, we already have the almanac and ephemeris information decoded; thus, we can proceed to the position calculation immediately. The GPS receive should still track the signals to collect code phase measurements and preferably detect time stamp locations.
Conclusion
The paper describes an integrated LabVIEW-based platform for GPS/GNSS receiver development and testing using a simulator, hardware accelerators and A-GPS support. It is described how to delegate computing tasks to a DSP peripheral. An advanced acquisition algorithm is tested on C6713 DSP target platform using RTDX channel communication. A LabVIEW-based solution with the DSP target peripheral accelerates computations significantly compared to the Simulink GPS receiver developed on the same target (Hamza et al., 2009) . Comparison the GPS receiver implementations using NI LabVIEW and MS Visual Studio C++ platforms is provided where it is shown that due to NI LabVIEW platform's inherent optimization capabilities and embedded multithreading, the same algorithm implementation provides better performance and the overhead is insignificant while embedding the C++ dll into the LabVIEW environment.
